CPO roadmap targets higher-bandwidth optical links with TSMC silicon photonics
AI cluster demand is making optical interconnects practical, and the industry is shifting them closer to CPUs and GPUs via co-packaged optics. TSMC’s silicon photonics roadmap spans three stages, from a 1.6 Tbps pluggable optical engine to a 12.8 Tbps optical engine inside a processor package, enabling motherboard-level optics up to 6.4 Tbps, with 2x power efficiency and 10x lower latency.